verilator/test_regress/t/t_clocking_bad5.py

17 lines
533 B
Python
Raw Normal View History

2024-09-08 17:00:03 +00:00
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
2024-01-01 08:19:59 +00:00
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 17:00:03 +00:00
import vltest_bootstrap
2024-09-08 17:00:03 +00:00
test.scenarios('linter')
2024-09-08 17:00:03 +00:00
test.lint(verilator_flags2=["--timing"], fails=True, expect_filename=test.golden_filename)
2024-09-08 17:00:03 +00:00
test.passes()