verilator/test_regress/t/t_interface_ref_trace_fst.py

22 lines
635 B
Python
Raw Normal View History

2024-09-08 17:00:03 +00:00
#!/usr/bin/env python3
2024-01-28 14:05:50 +00:00
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 17:00:03 +00:00
import vltest_bootstrap
2024-01-28 14:05:50 +00:00
2024-09-08 17:00:03 +00:00
test.scenarios('simulator')
test.top_filename = "t/t_interface_ref_trace.v"
2024-01-28 14:05:50 +00:00
2024-09-08 17:00:03 +00:00
test.compile(verilator_flags2=['--trace-structs --trace-fst'])
2024-01-28 14:05:50 +00:00
2024-09-08 17:00:03 +00:00
test.execute()
2024-01-28 14:05:50 +00:00
2024-09-08 17:00:03 +00:00
test.fst_identical(test.trace_filename, test.golden_filename)
test.passes()