verilator/test_regress/t/t_trace_two_hdrfst_cc.pl

43 lines
1.2 KiB
Perl
Raw Normal View History

2020-03-02 02:39:23 +00:00
#!/usr/bin/perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003-2020 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
2020-03-02 02:39:23 +00:00
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2020-03-02 02:39:23 +00:00
# Test tracing with two models instanced
scenarios(vlt_all => 1);
top_filename("t_trace_two_a.v");
compile(
make_main => 0,
verilator_make_gmake => 0,
top_filename => 't_trace_two_b.v',
VM_PREFIX => 'Vt_trace_two_b',
verilator_flags2 => ['--trace-fst --trace-threads 1'],
2020-03-02 02:39:23 +00:00
);
compile(
make_main => 0,
top_filename => 't_trace_two_a.v',
make_flags => 'CPPFLAGS_ADD="-DTEST_HDR_TRACE=1 -DTEST_FST=1"',
verilator_flags2 => ['-exe', '--trace-fst --trace-threads 1',
2020-03-02 02:39:23 +00:00
'-DTEST_FST',
"$Self->{t_dir}/t_trace_two_cc.cpp"],
);
execute(
check_finished => 1,
);
if ($Self->{vlt_all}) {
2020-03-07 21:59:46 +00:00
fst_identical($Self->trace_filename, $Self->{golden_filename});
2020-03-02 02:39:23 +00:00
}
ok(1);
1;