verilator/test_regress/t/t_interface_colon_bad.v

18 lines
371 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
interface iface;
function static func;
endfunction
endinterface
module t;
initial begin
iface::func(); // BAD
$stop;
end
endmodule