verilator/test_regress/t/t_case_66bits.py

19 lines
476 B
Python
Raw Normal View History

2024-09-08 17:00:03 +00:00
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2024-09-08 17:00:03 +00:00
import vltest_bootstrap
2024-09-08 17:00:03 +00:00
test.scenarios('simulator')
2024-09-08 17:00:03 +00:00
test.compile()
test.execute()
test.passes()