mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
10 lines
214 B
Coq
10 lines
214 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2009 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t;
|
||
|
|
reg do;
|
||
|
|
mod mod (.do(bar));
|
||
|
|
endmodule
|