mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 08:37:35 +00:00
17 lines
329 B
Coq
17 lines
329 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2008 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t;
|
||
|
|
subok subok (.a(1'b1), .b(1'b0));
|
||
|
|
sub sub (.a(1'b1), .b(1'b0));
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module subok (input a,b);
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module sub (a);
|
||
|
|
input a, b;
|
||
|
|
endmodule
|