mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 14:41:48 +00:00
27 lines
551 B
Systemverilog
27 lines
551 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
// any use, without warranty, 2024 by Wilson Snyder.
|
||
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
||
|
class Cls;
|
||
|
localparam DWIDTH = 6;
|
||
|
typedef int my_type_t [2**DWIDTH];
|
||
|
mailbox #(my_type_t) m_mbx;
|
||
|
|
||
|
function new();
|
||
|
this.m_mbx = new(1);
|
||
|
endfunction
|
||
|
endclass
|
||
|
|
||
|
module tb_top();
|
||
|
Cls c;
|
||
|
initial begin
|
||
|
c = new();
|
||
|
$display("%p", c);
|
||
|
$write("*-* All Finished *-*\n");
|
||
|
$finish;
|
||
|
end
|
||
|
|
||
|
endmodule
|