mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 14:41:48 +00:00
6 lines
275 B
Plaintext
6 lines
275 B
Plaintext
|
%Error: t/t_interface_wire_bad.v:17:20: Operator ASSIGNW expected non-interface on Assign RHS but 'a__Viftop' is an interface.
|
||
|
|
: ... note: In instance 't'
|
||
|
|
17 | wire wbad = sub.a;
|
||
|
|
| ^
|
||
|
|
%Error: Exiting due to
|