verilator/test_regress/t/t_var_port_bad.out

3 lines
105 B
Plaintext
Raw Normal View History

%Error: t/t_var_port_bad.v:15: Input/output/inout does not appear in port list: b
%Error: Exiting due to