mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 01:27:36 +00:00
17 lines
273 B
Systemverilog
17 lines
273 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
int u1;
|
||
|
|
|
||
|
|
endmodule
|