verilator/test_regress/t/t_preproc_inc_inc_bad.vh

12 lines
265 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2010 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module xx;
xx // intentional error
endmodule