mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 08:37:35 +00:00
12 lines
263 B
Coq
12 lines
263 B
Coq
|
// $Id$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2008 by Wilson Snyder.
|
||
|
|
|
||
|
|
`include "t_pp_lib_inc.v"
|
||
|
|
module t();
|
||
|
|
wire [`WIDTH-1:0] a;
|
||
|
|
library_cell n1(a);
|
||
|
|
endmodule
|