mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
16 lines
310 B
Systemverilog
16 lines
310 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
// any use, without warranty, 2024 by Wilson Snyder.
|
||
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
||
|
module t(/*AUTOARG*/);
|
||
|
|
||
|
event e1;
|
||
|
|
||
|
initial begin
|
||
|
e1.bad_method();
|
||
|
end
|
||
|
|
||
|
endmodule
|