mirror of
https://github.com/verilator/verilator.git
synced 2025-01-13 01:54:02 +00:00
129 lines
2.0 KiB
Plaintext
129 lines
2.0 KiB
Plaintext
|
$date
|
|||
|
Sun Mar 1 20:26:40 2020
|
|||
|
|
|||
|
$end
|
|||
|
$version
|
|||
|
fstWriter
|
|||
|
$end
|
|||
|
$timescale
|
|||
|
1ns
|
|||
|
$end
|
|||
|
$scope module topa $end
|
|||
|
$var wire 1 ! clk $end
|
|||
|
$scope module t $end
|
|||
|
$var wire 1 ! clk $end
|
|||
|
$var integer 32 " cyc $end
|
|||
|
$var integer 32 # c_trace_on $end
|
|||
|
$scope module sub $end
|
|||
|
$var integer 32 $ inside_sub_a $end
|
|||
|
$upscope $end
|
|||
|
$upscope $end
|
|||
|
$upscope $end
|
|||
|
$scope module topb $end
|
|||
|
$var wire 1 ! clk $end
|
|||
|
$scope module t $end
|
|||
|
$var wire 1 ! clk $end
|
|||
|
$var integer 32 $ cyc $end
|
|||
|
$var integer 32 % c_trace_on $end
|
|||
|
$var real 64 " r $end
|
|||
|
$scope module sub $end
|
|||
|
$var integer 32 & inside_sub_a $end
|
|||
|
$upscope $end
|
|||
|
$upscope $end
|
|||
|
$upscope $end
|
|||
|
$enddefinitions $end
|
|||
|
$dumpvars
|
|||
|
0!
|
|||
|
b |