mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 05:44:03 +00:00
18 lines
379 B
Systemverilog
18 lines
379 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
|
||
|
|
integer a[];
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
if ($bits(a) != 0) $stop;
|
||
|
|
a = new [10];
|
||
|
|
if ($bits(a) != 10*32) $stop;
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|