mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
13 lines
328 B
Coq
13 lines
328 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// A test of the +verilog2001ext+ and +verilog2005ext+ flags.
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Wilson Snyder.
|
||
|
|
|
||
|
|
// verilator lint_off SYMRSVDWORD
|
||
|
|
|
||
|
|
module t(input do);
|
||
|
|
t_langext_order_sub sub (.do(do));
|
||
|
|
endmodule
|