mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
32 lines
741 B
Coq
32 lines
741 B
Coq
|
// $Id:$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2003 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t_param_a (/*AUTOARG*/
|
||
|
|
// Outputs
|
||
|
|
varwidth, par
|
||
|
|
);
|
||
|
|
|
||
|
|
parameter X = 1;
|
||
|
|
parameter FIVE = 0; // Overridden
|
||
|
|
parameter TWO = 2;
|
||
|
|
|
||
|
|
/*AUTOOUTPUT*/
|
||
|
|
// Beginning of automatic outputs (from unused autoinst outputs)
|
||
|
|
output [4:0] par; // From b of t_param_b.v
|
||
|
|
output [X:0] varwidth; // From b of t_param_b.v
|
||
|
|
// End of automatics
|
||
|
|
|
||
|
|
t_param_b #(X,FIVE,TWO) b (/*AUTOINST*/
|
||
|
|
// Outputs
|
||
|
|
.par (par[4:0]),
|
||
|
|
.varwidth (varwidth[X:0]));
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
// Local Variables:
|
||
|
|
// compile-command: "./vlint __FILE__"
|
||
|
|
// End:
|