verilator/test_regress/t/t_stop_bad.out

4 lines
70 B
Plaintext
Raw Normal View History

2019-07-06 02:28:34 +00:00
Intentional stop
%Error: t/t_stop_bad.v:10: Verilog $stop
2019-07-06 02:28:34 +00:00
Aborting...