verilator/test_regress/t/t_preproc_ttempty.v

10 lines
281 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2017 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
//`define TARGET_PACKAGE
`define TARGET_PACKAGE_```TARGET_PACKAGE