mirror of
https://github.com/verilator/verilator.git
synced 2025-01-13 18:14:17 +00:00
12 lines
403 B
Systemverilog
12 lines
403 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// Copyright 2009 by Wilson Snyder. This program is free software; you can
|
||
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
||
|
|
// Lesser General Public License Version 3 or the Perl Artistic License
|
||
|
|
// Version 2.0.
|
||
|
|
// SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
||
|
|
|
||
|
|
module t;
|
||
|
|
export "DPI-C" task dpix_bad_missing;
|
||
|
|
endmodule
|