mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 23:57:35 +00:00
20 lines
380 B
Coq
20 lines
380 B
Coq
|
// $Id$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2005-2006 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t (/*AUTOARG*/);
|
||
|
|
|
||
|
|
parameter P = 32'b1000;
|
||
|
|
|
||
|
|
generate
|
||
|
|
case (P)
|
||
|
|
32'b0: initial begin end
|
||
|
|
32'b1xxx: initial begin end
|
||
|
|
default: initial begin end
|
||
|
|
endcase
|
||
|
|
endgenerate
|
||
|
|
|
||
|
|
endmodule
|