mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
14 lines
371 B
Systemverilog
14 lines
371 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t_lint_declfilename_bbox ();
|
||
|
|
parameter IN = 0;
|
||
|
|
if (IN) begin
|
||
|
|
// Should not warn, see bug2430
|
||
|
|
BLACKBOXED bboxed ();
|
||
|
|
end
|
||
|
|
endmodule
|