mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 01:27:36 +00:00
18 lines
405 B
Systemverilog
18 lines
405 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2020 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t;
|
||
|
|
|
||
|
|
reg [5:0] assoc_bad_key[real];
|
||
|
|
real assoc_bad_value[int];
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
$readmemb("not", assoc_bad_key);
|
||
|
|
$readmemb("not", assoc_bad_value);
|
||
|
|
$write("*-* All Finished *-*\n");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|