mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
17 lines
308 B
Coq
17 lines
308 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
// without warranty, 2011 by Wilson Snyder.
|
||
|
|
||
|
module t (/*AUTOARG*/);
|
||
|
|
||
|
initial begin
|
||
|
if (task_as_func(1'b0)) $stop;
|
||
|
end
|
||
|
|
||
|
task task_as_func;
|
||
|
input ign;
|
||
|
endtask
|
||
|
|
||
|
endmodule
|