verilator/test_regress/t/t_trace_ena_sc.pl

36 lines
893 B
Perl
Raw Normal View History

#!/usr/bin/perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003-2009 by Wilson Snyder. This program is free software; you can
# redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
scenarios(simulator => 1);
2018-02-01 00:27:42 +00:00
if (!$Self->have_sc) {
skip("No SystemC installed");
2018-02-01 00:27:42 +00:00
}
else {
top_filename("t/t_trace_ena.v");
compile(
2018-02-01 00:27:42 +00:00
verilator_flags2 => ['-trace -sc'],
);
execute(
check_finished => 1,
2018-02-01 00:27:42 +00:00
);
if ($Self->{vlt_all}) {
2018-02-01 00:27:42 +00:00
# Note more checks in _cc.pl
file_grep ("$Self->{obj_dir}/simx.vcd", qr/\$enddefinitions/x);
2018-02-01 00:27:42 +00:00
vcd_identical("$Self->{obj_dir}/simx.vcd", "t/$Self->{name}.out");
}
}
ok(1);
1;