verilator/test_regress/t/t_constraint_extern_bad.v

15 lines
338 B
Systemverilog
Raw Normal View History

2024-12-12 13:16:19 +00:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
class Packet;
constraint missing_bad;
endclass
constraint Packet::missing_extern { }
module t (/*AUTOARG*/);
endmodule