mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 14:41:48 +00:00
15 lines
338 B
Systemverilog
15 lines
338 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
// any use, without warranty, 2024 by Wilson Snyder.
|
||
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
||
|
class Packet;
|
||
|
constraint missing_bad;
|
||
|
endclass
|
||
|
|
||
|
constraint Packet::missing_extern { }
|
||
|
|
||
|
module t (/*AUTOARG*/);
|
||
|
endmodule
|