mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
30 lines
1.1 KiB
Perl
30 lines
1.1 KiB
Perl
|
#!/usr/bin/perl
|
||
|
|
if (!$::Driver) { use FindBin; exec("./driver.pl", @ARGV, $0); die; }
|
||
|
|
# $Id$
|
||
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
||
|
|
#
|
||
|
|
# Copyright 2003 by Wilson Snyder. This program is free software; you can
|
||
|
|
# redistribute it and/or modify it under the terms of either the GNU
|
||
|
|
# General Public License or the Perl Artistic License.
|
||
|
|
|
||
|
|
top_filename("t/t_unopt_combo.v");
|
||
|
|
|
||
|
|
compile (
|
||
|
|
fails=>$Last_Self->{v3},
|
||
|
|
expect=>
|
||
|
|
'%Warning-UNOPTFLAT: t/t_unopt_combo.v:\d+: Signal unoptimizable: Feedback to clock or circular logic: TOP->v.c
|
||
|
|
%Warning-UNOPTFLAT: Use "/\* verilator lint_off UNOPTFLAT \*/" and lint_on around source to disable this message.
|
||
|
|
%Warning-UNOPTFLAT: Example path: t/t_unopt_combo.v:\d+: TOP->v.c
|
||
|
|
%Warning-UNOPTFLAT: Example path: t/t_unopt_combo.v:\d+: ALWAYS
|
||
|
|
%Warning-UNOPTFLAT: Example path: t/t_unopt_combo.v:\d+: TOP->v.b
|
||
|
|
%Warning-UNOPTFLAT: Example path: t/t_unopt_combo.v:\d+: ALWAYS
|
||
|
|
%Warning-UNOPTFLAT: Example path: t/t_unopt_combo.v:\d+: TOP->v.c
|
||
|
|
%Error: Exiting due to '
|
||
|
|
);
|
||
|
|
|
||
|
|
execute (
|
||
|
|
) if !$Last_Self->{v3};
|
||
|
|
|
||
|
|
ok(1);
|
||
|
|
1;
|