verilator/test_regress/t/t_var_rsvd_port.pl

21 lines
569 B
Perl
Raw Normal View History

#!/usr/bin/env perl
2010-01-20 23:29:58 +00:00
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
2010-01-20 23:29:58 +00:00
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2010-01-20 23:29:58 +00:00
scenarios(simulator => 1);
compile(
verilator_flags2=>["-Wno-SYMRSVDWORD"],
);
2010-01-20 23:29:58 +00:00
execute();
ok(1);
1;