verilator/test_regress/t/t_debug_fatalsrc_bad.pl

23 lines
636 B
Perl
Raw Normal View History

2010-12-24 18:15:46 +00:00
#!/usr/bin/perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003 by Wilson Snyder. This program is free software; you can
# redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
scenarios(vlt => 1);
2010-12-24 18:15:46 +00:00
compile(
verilator_flags2 => ["--debug-fatalsrc"],
fails => $Self->{vlt_all},
expect =>
2010-12-24 18:15:46 +00:00
'%Error: Internal Error: .*: --debug-fatal-src
2019-10-27 14:29:19 +00:00
.* See the manual and .*
2010-12-24 18:15:46 +00:00
%Error: Command Failed.*',
);
2010-12-24 18:15:46 +00:00
ok(1);
1;