2021-11-06 03:31:50 +00:00
|
|
|
#!/usr/bin/env perl
|
|
|
|
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
|
|
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
|
|
#
|
|
|
|
# Copyright 2003 by Wilson Snyder. This program is free software; you
|
|
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
|
|
# Version 2.0.
|
|
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
|
|
|
|
scenarios(simulator => 1);
|
|
|
|
top_filename("t/t_const_opt.v");
|
|
|
|
|
|
|
|
# Run the same design as t_const_opt.pl without bitopt tree optimization to make sure that the result is same.
|
|
|
|
compile(
|
2022-07-24 10:54:37 +00:00
|
|
|
verilator_flags2 => [
|
|
|
|
"-Wno-UNOPTTHREADS",
|
|
|
|
"--stats",
|
|
|
|
"-fno-const-bit-op-tree",
|
|
|
|
"$Self->{t_dir}/t_const_opt.cpp",
|
|
|
|
"-CFLAGS",
|
|
|
|
"-Wno-tautological-compare"
|
|
|
|
],
|
2021-11-06 03:31:50 +00:00
|
|
|
);
|
|
|
|
|
|
|
|
execute(
|
|
|
|
check_finished => 1,
|
|
|
|
);
|
|
|
|
|
|
|
|
ok(1);
|
|
|
|
1;
|