verilator/test_regress/t/t_var_port2_bad.out

8 lines
305 B
Plaintext
Raw Normal View History

%Error: t/t_var_port2_bad.v:6:11: Input/output/inout declaration not found for port: 'portwithoin'
module t (portwithoin);
^~~~~~~~~~~
%Error: t/t_var_port2_bad.v:7:10: Input/output/inout does not appear in port list: 'portwithin'
input portwithin;
^~~~~~~~~~
%Error: Exiting due to