mirror of
https://github.com/verilator/verilator.git
synced 2025-01-11 00:57:44 +00:00
11 lines
232 B
Systemverilog
11 lines
232 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2019 by Wilson Snyder.
|
||
|
|
|
||
|
|
`resetall // Ok
|
||
|
|
module t;
|
||
|
|
`resetall // Bad
|
||
|
|
endmodule
|
||
|
|
`resetall // Ok
|