verilator/test_regress/t/t_func_tie_bad.v

21 lines
394 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2011 by Wilson Snyder.
module t (/*AUTOARG*/);
initial begin
2019-03-10 18:57:01 +00:00
// verilator lint_off IGNOREDRETURN
func(0, 1'b1);
end
function automatic int func
(
input int a,
output bit b );
return 0;
endfunction
endmodule