verilator/test_regress/t/t_clk_first_deprecated.v

14 lines
257 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2003 by Wilson Snyder.
module t (/*AUTOARG*/
// Inputs
clk
);
input clk /*verilator sc_clock*/;
endmodule