mirror of
https://github.com/verilator/verilator.git
synced 2025-01-11 00:57:44 +00:00
14 lines
257 B
Systemverilog
14 lines
257 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
// without warranty, 2003 by Wilson Snyder.
|
||
|
|
||
|
module t (/*AUTOARG*/
|
||
|
// Inputs
|
||
|
clk
|
||
|
);
|
||
|
|
||
|
input clk /*verilator sc_clock*/;
|
||
|
|
||
|
endmodule
|