mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 06:32:24 +00:00
20 lines
383 B
Systemverilog
20 lines
383 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2023 by Antmicro Ltd.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
class Foo;
|
||
|
|
int member;
|
||
|
|
|
||
|
|
task method; endtask
|
||
|
|
endclass
|
||
|
|
|
||
|
|
module t;
|
||
|
|
initial begin
|
||
|
|
Foo foo = new;
|
||
|
|
Foo::member = 1;
|
||
|
|
Foo::method();
|
||
|
|
end
|
||
|
|
endmodule
|