mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 15:47:36 +00:00
21 lines
419 B
Coq
21 lines
419 B
Coq
|
// $Id:$
|
||
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
|
// without warranty, 2003 by Wilson Snyder.
|
||
|
|
|
||
|
|
module t (clk);
|
||
|
|
input clk;
|
||
|
|
|
||
|
|
reg [43:0] mi;
|
||
|
|
reg sel;
|
||
|
|
reg [3:0] sel2;
|
||
|
|
|
||
|
|
always @ (posedge clk) begin
|
||
|
|
mi = 44'h123;
|
||
|
|
sel = mi[44];
|
||
|
|
sel2 = mi[44:41];
|
||
|
|
$write ("Bad select %x %x\n", sel, sel2);
|
||
|
|
end
|
||
|
|
endmodule
|