mirror of
https://github.com/verilator/verilator.git
synced 2025-01-01 04:07:34 +00:00
15 lines
373 B
Systemverilog
15 lines
373 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog example module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2017 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
// See also https://verilator.org/guide/latest/examples.html"
|
||
|
|
|
||
|
|
module top;
|
||
|
|
initial begin
|
||
|
|
$display("Hello World!");
|
||
|
|
$finish;
|
||
|
|
end
|
||
|
|
endmodule
|