// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2010 by Wilson Snyder.

inc line 6;
inc line 7;  // example_lint_off_line FOO
inc line 8;  // example_lint_off_line BAR
inc line 9;
