forked from github/verilator
13 lines
307 B
Systemverilog
13 lines
307 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
initial begin
|
|
$write("Intentional stop\n");
|
|
$stop;
|
|
end
|
|
endmodule
|