forked from github/verilator
31 lines
796 B
Systemverilog
31 lines
796 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2023 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
parameter MTM = (1:2:3);
|
|
|
|
sub sub ();
|
|
//UNSUP sub #(.MTM(10:20:30)) sub20name ();
|
|
//UNSUP sub #(.MTM(100:200)) sub200name ();
|
|
//UNSUP sub #(10:20:30) sub20pos ();
|
|
//UNSUP sub #(100:200) sub200pos ();
|
|
|
|
initial begin
|
|
if (MTM != 2) $stop;
|
|
//UNSUP if (sub20pos.MTM != 20) $stop;
|
|
//UNSUP if (sub200pos.MTM != 200) $stop;
|
|
//UNSUP if (sub20name.MTM != 20) $stop;
|
|
//UNSUP if (sub200name.MTM != 200) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|
|
|
|
module sub #(parameter MTM = (1:2:3)) ();
|
|
endmodule
|