forked from github/verilator
27 lines
648 B
Systemverilog
27 lines
648 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2006 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`define RegDel 1
|
|
|
|
module t_mem_slot (Clk, SlotIdx, BitToChange, BitVal, SlotToReturn, OutputVal);
|
|
|
|
input Clk;
|
|
input [1:0] SlotIdx;
|
|
input BitToChange;
|
|
input BitVal;
|
|
input [1:0] SlotToReturn;
|
|
output reg [1:0] OutputVal;
|
|
|
|
reg [1:0] Array[2:0];
|
|
|
|
always @(posedge Clk)
|
|
begin
|
|
Array[SlotIdx][BitToChange] <= #`RegDel BitVal;
|
|
|
|
OutputVal = Array[SlotToReturn];
|
|
end
|
|
endmodule
|