forked from github/verilator
d80e0523cc
chmod a-x *.out *.v *.vlt
10 lines
272 B
Plaintext
10 lines
272 B
Plaintext
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`verilator_config
|
|
|
|
lint_off -rule EOFNEWLINE --file "*.v"
|