forked from github/verilator
13 lines
301 B
Systemverilog
13 lines
301 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2005 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
// Width error below
|
|
wire [3:0] foo = 6'h2e;
|
|
|
|
endmodule
|