forked from github/verilator
15 lines
348 B
Systemverilog
15 lines
348 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2003 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
|
|
typedef enum [1:0] {
|
|
PREWRAP = 2'd3,
|
|
WRAPPED
|
|
} wrap_t;
|
|
|
|
endmodule
|