forked from github/verilator
14 lines
328 B
Systemverilog
14 lines
328 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2003 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
|
|
typedef enum { DUP_VALUE = 2,
|
|
DUP_VALUE = 3
|
|
} dup_t;
|
|
|
|
endmodule
|