forked from github/verilator
4 lines
65 B
Systemverilog
4 lines
65 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
`define GOT_DEF6
|