forked from github/verilator
5 lines
169 B
Plaintext
5 lines
169 B
Plaintext
%Error: t/t_lint_input_eq_bad.v:10:15: Unsupported: Default value on module input: 'i2'
|
|
10 | input wire i2 = i
|
|
| ^~
|
|
%Error: Exiting due to
|