forked from github/verilator
4 lines
70 B
Plaintext
4 lines
70 B
Plaintext
Intentional stop
|
|
%Error: t/t_stop_bad.v:10: Verilog $stop
|
|
Aborting...
|