forked from github/verilator
a9281f2c37
git-svn-id: file://localhost/svn/verilator/trunk/verilator@1027 77ca24e4-aefa-0310-84f0-b9a241c72d87
24 lines
527 B
Verilog
24 lines
527 B
Verilog
// $Id$ -*- Verilog -*-
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2003 by Wilson Snyder.
|
|
|
|
// This file is named .vi to test +libext+ flags.
|
|
module t_inst_v2k_sub
|
|
(
|
|
output reg [7:0] osizedreg,
|
|
output wire oonewire /*verilator public*/,
|
|
input [7:0] isizedwire,
|
|
input wire ionewire,
|
|
output reg [1:0] tied = 2'b10
|
|
);
|
|
|
|
assign oonewire = ionewire;
|
|
|
|
always @* begin
|
|
osizedreg = isizedwire;
|
|
end
|
|
|
|
endmodule
|